More Roles Coming soon
We have new roles being added daily. In the meantime, if you see a way to contribute to building high-performance CPUs and work with world-class teams, please send us your resume.
careers@nuvacore.aiCache Sub-System Verification Engineer
Full-time · Multiple Levels · US / Canada / India
Nuvacore is building a ground-up high performance, low-power CPU for next-generation compute workloads. We are seeking Verification Engineers at multiple levels — from Senior Engineer to Principal level — to help prove the correctness of the Nuvacore CPU's caches and coherency. As part of the design verification (DV) team, you will help verify the cache hierarchy and the coherence protocol — building the test plans, environments, and checkers that find deep bugs in coherence and ordering long before silicon, working shoulder-to-shoulder with architecture and RTL design.
THE ROLE
- Plan & Strategy: Drive the comprehensive verification scope, strategy, and test plans for the cache hierarchy (L1/L2/last-level caches) and coherence protocols.
- Environment Setup: Build, maintain, and scale robust verification environments — stimulus generators, checkers, transactors, and coverage.
- Test & Debug: Generate complex directed and random tests in assembly, C, or random instruction sequences (RIS) to expose corner cases such as coherence races, ordering, evictions, and cache maintenance.
- Performance Verification: Partner with architects to correlate RTL against performance models, hunting latency, hit-rate, and coherence-traffic issues.
- Coverage Closure: Define the coverage space, write functional coverage monitors, and analyze metrics to prove the test plan is complete.
- Cross-functional Collaboration: Partner with architecture and RTL teams to root-cause failures, drive design fixes, and support emulation, FPGA, and silicon bring-up.
REQUIREMENTS — MUST HAVE
- Degree in Electrical/Computer Engineering, Computer Science, or equivalent practical experience.
- 15+ years (Principal) or 4+ years (Senior Engineer) of design-verification experience, ideally on a CPU or complex digital design.
- Strong knowledge of CPU micro-architecture and digital logic — cache hierarchies, coherence protocols, and memory ordering.
- Hands-on functional verification: test plans, testbenches, checkers, transactors, and coverage.
- Proficiency in C/C++/Rust and/or SystemVerilog, plus a scripting language (Python; Perl a plus).
- Experience writing and debugging tests in assembly for CPU verification.
REQUIREMENTS — nice to HAVE
- Cache and coherence-protocol verification — snoop filters, directories, or last-level caches.
- Multi-core / multi-agent coherence and memory-ordering scenarios.
- Random instruction sequence (RIS) stimulus generation.
- Constrained-random verification and coverage-driven closure.
- Assertions and formal verification (a strong fit for coherence).
- Emulation/FPGA and silicon bring-up and debug (waveforms, trace).