More Roles Coming soon
We have new roles being added daily. In the meantime, if you see a way to contribute to building high-performance CPUs and work with world-class teams, please send us your resume.
careers@nuvacore.aiPower Management Verification Engineer
Full-time · Multiple Levels · US / Canada / India
Nuvacore is building a ground-up high performance, low-power CPU for next-generation compute workloads. We are seeking Verification Engineers at multiple levels — from Senior Engineer to Principal level — to help prove the correctness of the Nuvacore CPU's power management. As part of the design verification (DV) team, you will help verify power management, clock control, throttling, and DVFS — building the test plans, environments, and checkers that find deep bugs in power states and transitions long before silicon, working shoulder-to-shoulder with architecture and RTL design.
THE ROLE
- Plan & Strategy: Drive the verification scope, strategy, and test plans for power management and clock control — power states, DVFS, throttling, retention, and isolation.
- Environment Setup: Build, maintain, and scale robust verification environments — stimulus, checkers, transactors, and coverage — that exercise power-state transitions, DVFS, and throttling end to end.
- Test & Debug: Generate directed and random tests in assembly, C, or scripts to drive power scenarios across simulation and emulation, including low-power (UPF) simulation.
- Coverage Closure: Define the coverage space, write functional coverage monitors, and analyze metrics to prove the test plan is complete.
- Cross-functional Collaboration: Partner with architecture and RTL teams to root-cause failures, drive design fixes, and support emulation, FPGA, and silicon bring-up.
REQUIREMENTS — MUST HAVE
- Degree in Electrical/Computer Engineering, Computer Science, or equivalent practical experience.
- 15+ years (Principal) or 4+ years (Senior Engineer) of design-verification experience, ideally on a CPU or complex digital design.
- Strong knowledge of CPU micro-architecture and power-management architecture — power states, clock control, DVFS, and low-power design.
- Hands-on functional verification: test plans, testbenches, checkers, transactors, and coverage.
- Proficiency in C/C++/Rust and/or SystemVerilog, plus a scripting language (Python; Perl a plus).
- Experience writing and debugging tests in assembly for CPU verification.
REQUIREMENTS — nice to HAVE
- Power-management and clock-control verification.
- Low-power simulation and UPF (Unified Power Format).
- DVFS, throttling, retention, and power-state machines.
- Constrained-random verification and coverage-driven closure.
- Assertions and formal verification.
- Emulation/FPGA and silicon bring-up and debug (waveforms, trace).